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Abstract—As we wrote in our earlier article [10] the automatic
synthesis of digital circuit is mostly solved, at a well defined
boundary conditions. Algorithm of a digital topology generating
can be performed. From traditional discrete electronic parts
an analog circuit implementation is almost impossible,because
analog integrated circuits configurable through a digital interface
already exist.
Automatic synthesis of analog circuits can be important,
because are through a digital interface configurable analog
integrated circuits.
All these, and increasing processing performance of computers
are new approaches to be made, even the brutal force (BF)
methods [23] [25].
Such synthesis may be important not only in the synthesis of
discrete components, but circuit modules can be used, whether
the case of configurable analog circuitry system synthesis.
In engineering practice the commonly used brute force method
is very resource-intensive process.
The present article shows an optimization method by which the
purely theoretical possibilities are considerably reduced thereby
it increases the rate of synthesis.
In the current article, partly as a result, finished a computer
program that can automatically generate circuit topologies. We
will now deal with some aspects of this.
I. INTRODUCTION
An analog electronic circuit function ( Gc) and behavior (f)
is determined by the parameters of the used components (P)
and the connect topology (n), according to (1);
Gc = f(n;P): (1)
The circuit function is of course not an exact definition, but
it can mean for example from input to output time domain
determined amplitude function, frequency-domain amplitude
behavior...etc. The used circuit description depends on the
suspected, or the realized function of circuit [24] [26] [28].
Parameter (n) describes the network of the discrete com-
ponent, in there pins are well determined connected to each
other.
In equation (1) the P parameter is a scalar vector, that
contains the relevant parameters of used electronic parts in
formal (2);
P 2 p0; p1; p2:::pn; (2)
Fig. 1. Integrator circuit.
where pn the significant parameter of electronic part, for
example resistance of a resistor, capacitance of the a capacitor,
h21 of a bipolar tranzistor. . . etc. [6] [22].
On Fig. 1 is seen, as above example an integrator circuit.
This circuit contains an operational amplifier (A1), a square
wave input generator; (V1) Upp = 2V , Uo f f set =  1V , two
power source; (V2, V3) with 15V, a feedback capacitor (C1)
its value is 22mF, and a resistor (R1) and value of last one is
330W. These parts lists and entering a value defining of the P
vector [2] [3] [9].
Fig. 2 shows a connection network in short form ”netlist”
about of circuit of Fig. 1. This netlist describes the nods of
circuits (N$1, N$3, N$5). The nods N$3 connect 2 number
pads of capacitor (C1), output of amplifier (A1) with 4 pads
of integrated circuit, and output of circuit to X2 connector [5]
[7].
Nowadays the development of such a circuit heuristic
means. We know the circuit operation, the availability of parts
and components to form a network with the appropriate values
[16] [1]. To draw the circuit CAD tools are used, as well as
circuit simulation. Network of Fig. 2 is generated from wiring
diagrams[8] [4] [27] [29].
Computing environment is possible to check by circuit
simulation software the operation of the realized circuit. Fig.
3 shows in time domain the circuit operation from input to
output [13] [14] [15].
Net Part Pad Pin
GND IC1 1 +IN
X1 1 S
X2 2 S
N$1 C1 1 1
IC1 3 -IN
R1 2 2
N$5 R1 1 1
X1 2 S
N$3 C1 2 2
IC1 4 OUT
X2 1 S
VCC- IC1 2 V-
VCC+ IC1 5 V+
Fig. 2. A integrator circuit’s connection network.
Fig. 3. Time domain simulation of integrator circuit. Bottom input signal,
above the output.
II. ANALOG CIRCUIT REALIZATION BY A SWITCHING
MATRIX
Theoretically, if we have n numerous electronic components
each of them has got fi pins which are necessary to properly
connect with a wished analog circuit. If every possible way
we want to create a circuit network, we need a matrix that
consists of o number of columns according the (3);
o=
n 1
å
i=0
fi 1
å
j=0
ci j; (3)
where for Am;(i; j) is true (4);
Am;(i; j) 2 [0;1]: (4)
On Fig. 4 theoretical arrangement of a switching matrix is
shown. This matrix consists of electronic parts’s dev0–devn
leg wires as columns c00–cn(f 1), and row wires for possible
interconnections r0–rm 1. In (4) 0 means no connection be-
tween column and row wires, and 1 case is have got, this is
actually a switch function, which is described of turned ON
and OFF state. On Fig. 4 we signed this function by a switch
kg [20] [19].
It can be seen that the pins of electronic components and
the interconnection wires formed from a matrix of mxn type,
where m=n, so there is square matrix, which contains all the
possible options of connections, according in equation (5):
This square matrix from equation (3) contains numerous
cross points according to (6) is;
Cp = o2: (6)
Thus, the number of theoretically possible different topol-
ogy (Tn) from equations (5) and (6) is;
Tn = 2Cp : (7)
Fig. 4 layout and description of equations (5) and (6) are so
perfectionist that includes abilities of all the parts legs wires
the possibility of connecting a node, as well as the possibility
of all parts foot stand-alone, a unique node [18] [17].
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Fig. 4. Theoretical arrangement of a switching matrix for the evolving every
abilities connections.
III. OPTIMIZATION OF A SWITCHING MATRIX
In the previous paragraph the possibility formation of the
theoretical switch matrix is shown. According to the described
solution we generate from the circuit of Fig. 1 or net list of
Fig. 2 in matrix’s in Fig. 5.
On Fig. 5 it can followed that every nods of netlist means
a row of matrix; r0 = GND, r1 = N$1, r2 = N$2, r0 = N$3,
r0 = N$4, r0 = N$5. You can see that the rest of any unused
nods abilities from r6–r16.
The electrotechnical or physical reason of the not used abili-
ties is understandable, because it is meaningless to connect, for
example, two power supplies (N2, N4), or output of operational
amplifier (N3) with input signal source (N5). Of course one can
find too much refusal of this kind.
Am;(i; j) =
2666664
b0;(0;0) b0;(0;1) b0;(1;0) b0;(1;1) b0;(1;2) b0;(2;0) b0;(2;1)    b0;(n;f 1)
b1;(0;0) b1;(0;1) b1;(1;0) b1;(1;1) b1;(1;2) b1;(2;0) b1;(2;1)    b1;(n;f 1)
b2;(0;0) b2;(0;1) b2;(1;0) b2;(1;1) b2;(1;2) b2;(2;0) b2;(2;1)    b2;(n;f 1)
...
...
...
...
...
...
. . .
...
bm 1;(0;0) bm 1;(0;1) bm 1;(1;0) bm 1;(1;1) bm 1;(1;2) bm 1;(2;0) bm 1;(2;1)    bm 1;(n 1;f 1)
3777775 : (5)
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Fig. 5. Integrator circuit realization in actually connections on a switching
matrix.
So our proposal is such structural switch matrix which can
not afford such unusual theoretical, often catastrophic result
inflict solution.
On the other hand, it is necessary to minimize number of
cross points, because the number of ability network according
to the equation (7) easy to be huge combination.
In the theoretical matrix (Fig. 5 and 5) the number of
connection, according equations (6) and (7) was: rm 1 cn(f 1),
actually in examples are Cp = 172;Cp = 289 so the abilities
topology are Tn = 2289;Tn = 9;94 1086.
These values at the proposed structural switch matrix are
in order to form; Cp = 17  10;Cp = 170, and Tn = 2170;Tn =
1;49 1051. The different according Tn parameter in 1035.
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Fig. 6. Integrator circuit realization on structural switching matrix.
Other mitigation options appropriate management of com-
mon GND node, and self-evident is providing of active de-
vice’s power supply [11] [12].
A special heuristic approach is the elimination of not used
rows of matrix, on Fig 6 from r8  r16. So the number of Tc
is ”only” 1;2 1024.
IV. AUTOMATIC SYNTHESIS BY BRUTAL FORCE METHODS
Based on the principles described in the previous chapter
created a computer program using the structural switch matrix-
oriented aspects. The main screen of running netlist generator-
program shown on Fig 7, and on Fig 8 are seen a part of
generated netlist directories [21].
Fig. 7. Main screen of topology generator program.
The generated files are all made the right format, so called
CKT, for Spice (MICROCAP-10) circuit simulation program.
This standard format shows Fig 9.
Together with the generated files clearly describe the circuit
topology, the circuit graphic display can also be important. Is a
free program can help solve the visualization of the connection
of circuit, with using some circuit macros. On Fig 10 sows any
random topology of generated netlist files.
Of course, each of Fig 9 has a netlist format a real elements
feasible circuit, but they are usually unnecessary to show.
However, the practicing engineer with more information is
Fig. 8. A part of generated netlist file’s directory.
Fig. 10. Any automatically generated ”integrator” circuits on a Netlist-viewer program’s screen. On upper side of figures there are from 1–6 poles of ability
nodes of integrator of Fig. 1.
Fig. 11. Three wrong ”integrator” circuit in Micro-Cap simulation environment.
displayed in the traditional circuit diagrams, some examples
of which are shown in Fig 11.
V. CONCLUSIONS
The previously proposed structured switch-matrix we can
generate a combinatorial topology wit an appropriate computer
program. Later we can analyze with a circuit simulation
method the function of generated circuit, and the appropriate
parametric fine settings carried out. This article provides a
solution the applicability of high performance computers and
Fig. 9. A standard file format (CKT) for Spice-like circuit simulations
program..
advanced cross-bar switch circuits appearance. The proposed
methods are extendable for the system generated from func-
tional blocks, and subsystems too.
Further work is needed to search for efficient algorithms, and
exclusion of generating the self understood wrong circuits.
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